# Computer Architecture Simulators for Different Instruction Formats 

Xuejun Liang<br>Department of Computer Science<br>California State University - Stanislaus<br>Turlock, CA 95382, USA

## Introduction

- Assembly language programming and writing, using and modifying processor simulators are major handson assignment categories in an undergraduate computer architecture and organization course.
- There are many computer architectures with different instruction formats such as stack-based, accumulatorbased, two-address, or three-address machine.
- It is certainly desirable to have various simple simulators, each for one major computer processor architecture, so that students can program and compare these processors.


## Simulated Instruction Sets

- Stack-based (Zero address) Machine
- Accumulator-based (one address) Machine
- Two address Machine
- Memory-to-Memory
- Memory-to-Register
- Register-to-Register
- Three address Machine
- Memory-to-Memory
- Register-to-Register


## Program Structure and Syntax (1)

- Every program contains three sections
and separated by END
- Data (optional)
- Code
- Input (optional)
- Data (Declarations)
[Data]
END
Code
END
[Input]
- One variable definition per line
- ID (identifier) is the variable name.

ID Type [Value]

- Type is a positive integer
- Type = 1, ID is a scalar variable
- Type > 1, ID is an array variable
[Label:] Instruction
- Value is up to Type initial integers of ID. If less than Type initial values are provided,

Number (integer)

## Program Structure and Syntax (2)

- Code (Instructions)
- Input:
- One instruction per line
- Label is optional. It must be followed by ':' immediately. There is no space between Label and ' $:$ '.
- Instruction is any instruction, including pseudo-instruction.
- One input value per line.

ID Type [Value]

- Number is any integer.
- Comments:
[Data]
END
Code
END
[Input]
[Label:] Instruction
- Any text starting from // to the end of the line will be considered as comments

Number (integer)

## Example 1: Add Two Numbers

```
//Program A
//Declaration
Num1 1 //Variable holding the first number
Num2 1 //Variable holding the second number
Sum 1 //Variable the sum
END
//Code
    READ //Read the first number, AC = 23
    PUT Num1 //Store the first number in Num1
    READ //Read the second number, AC = 48
    PUT Num2 //Store the second number in Num2
    ADD Num1 //Add the first number, AC = 48+23
    PUT Sum //Store sum at address Sum
    PRNT //Print the Sum
    STOP //Terminate program
END
//User input
23 //The first number to add
48 //The first number to add
```


## Example 1: Add Two Numbers

```
//Program B
//Declaration
Num1 1 23 //The first number to add
Num2 1 48 //The second number to add
Sum 1 //The sum
END
//Code
    GET Num1 //Get the first number, AC = 23
    ADD Num2 //Add the second number, AC = 23+48
    PUT Sum //Store sum at address Sum
    PRNT //Print the Sum
    STOP //Terminate program
END
//No user input
```


## Example 2: Compute $\mathrm{Z}=(\mathrm{X}+\mathrm{Y})^{*}(\mathrm{~W}-\mathrm{Y})$

Stack machine

```
//Stack machine code
//Compute expression (X+Y)*(W-Y)
//Save to Z
//Print Z
//Declarations
X 1 2 //Variable X = 2
Y 1 3 //Variable Y = 3
W 16 //Variable W = 6
Z 1 //Variable Z = ?
END
```

Postfix notation: XY+WY-*

| //Instructions |  |
| :--- | :--- |
| PUSH $X$ | $/ / X$ |
| PUSH Y | $/ / Y$ |
| ADD | $/ / X+Y$ |
| PUSH W | $/ / W$ |
| PUSH Y | $/ / Y$ |
| SUB | $/ / W-Y$ |
| MUL | $/ /(X+Y)^{*}(W-Y)$ |
| POP Z | $/ / Z=(X+Y)^{*}(W-Y)$ |
|  |  |
| PUSH Z | //Z |
| PRNT | //Print $Z$ |
| STOP | //Terminate |
| END |  |

END

## Example 2: Compute $\mathrm{Z}=(\mathrm{X}+\mathrm{Y})^{*}(\mathrm{~W}-\mathrm{Y})$

Accumulator

| //Stack machine code |
| :---: |
| //Compute expression ( $\mathrm{X}+\mathrm{Y}$ )*(W-Y) |
| //Save to Z |
| //Print Z |
| //Declarations |
| X 12 //Variable X = 2 |
| Y 13 //Variable Y = 3 |
| W 16 //Variable W = 6 |
| Z 1 //Variable Z = ? |
| END |

//Instructions

| GET X | $/ / A C=X$ |
| :--- | :--- |
| ADD $Y$ | $/ / A C=X+Y$ |

PUT Z $/ / Z=X+Y$
GET $W \quad / / A C=W$
SUB $Y \quad / / A C=W-Y$
MUL $Z \quad / / A C=(X+Y) *(W-Y)$
PUT Z $\quad / / Z=(X+Y) *(W-Y)$
PRNT //Print Z
STOP //Terminate
END

## Example 2: Compute $\mathrm{Z}=(\mathrm{X}+\mathrm{Y})^{*}(\mathrm{~W}-\mathrm{Y})$

Two-address memory-to-memory

```
//Two-address memory-to-memory
//Compute expression (X+Y)*(W-Y)
//Save to Z
//Print Z
//Declarations
X 1 2 //Variable X = 2
Y 1 3 //Variable Y = 3
W 1 6 //Variable W = 6
Z 1 //Variable Z = ?
T 1 //Variable Z = ?
END
```

| //Instructions |  |  |
| :---: | :---: | :---: |
| LI | Z 0 / | //Z = 0 |
| ADD | Z X / | //Z = Z+X = X |
| ADD | Z Y / | //Z = Z+Y = X+Y |
| LI | T 0 / | //T = 0 |
| ADD | T W / | //T = T+W = W |
| SUB | T Y / | //T = T-Y = W-Y |
| MUL | Z T / | //Z = Z*T $=(X+Y) *(W-Y)$ |
| LI | OUTPUT | 0 |
| ADD | OUTPUT | Z //OUTPUT = Z |
| PRNT |  | //Print OUTPUT (Z) |
| STOP |  | //Terminate |
| END |  |  |

## Example 2: Compute $\mathrm{Z}=(\mathrm{X}+\mathrm{Y})^{*}(\mathrm{~W}-\mathrm{Y})$

Two-address memory-to-register

```
//Two-address Memory-to-register
//Compute expression (X+Y)*(W-Y)
//Save to Z
//Print Z
//Declarations
X 1 2 //Variable X = 2
Y 1 3 //Variable Y = 3
W 1 6 //Variable W = 6
Z 1 //Variable Z = ?
END
```

```
//Instructions
GET $a0 X //$a0 = X
ADD $a0 Y //$a0 = X+Y
GET $t2 W //$t2 = W
SUB $t2 Y //$t2 = W-Y
MUL $a0 $t2 //$a0 = (X+Y)*(W-Y)
PUT $a0 Z //Z = (X+Y)*(W-Y)
PRNT //Print $a0
STOP //Terminate
END
```


## Example 2: Compute $\mathrm{Z}=(\mathrm{X}+\mathrm{Y})^{*}(\mathrm{~W}-\mathrm{Y})$

Two-address register-to-register

```
//Two-address Register-to-register
//Compute expression (X+Y)*(W-Y)
//Save to Z
//Print Z
//Declarations
X 1 2 //Variable X = 2
Y 1 3 //Variable Y = 3
W 1 6 //Variable W = 6
Z 1 //Variable Z = ?
END
```

| //Instructions |  |  |
| :---: | :---: | :---: |
| LA \$ | \$s0 X | //\$s0 = address of X |
| GET \$ | \$a0 \$s0 | //\$a0 = X |
| LA \$ | \$s0 Y | //\$s0 = address of Y |
| GET \$ | \$t2 \$s0 | //\$t2 = Y |
| LA \$ | \$s0 W | //\$s0 = address of W |
| GET \$ | \$t3 \$s0 | //\$t3 = W |
| ADD \$ | \$a0 \$t2 | //\$a0 = X+Y |
| SUB \$ | \$t3 \$t2 | //\$t3 = W-Y |
| MUL \$ | \$a0 \$t3 | //\$a0 = ( $\mathrm{X}+\mathrm{Y}$ )* ${ }^{(W-Y) ~}$ |
| PRNT |  | //Print \$a0 (Z) |
| STOP |  | //Terminate |
| END |  |  |

## Example 2: Compute $\mathrm{Z}=(\mathrm{X}+\mathrm{Y})^{*}(\mathrm{~W}-\mathrm{Y})$

Three-address Memory-to-memory

```
//Three-address register-to-register
//Compute expression (X+Y)*(W-Y)
//Save to Z
//Print Z
//Declarations
X 1 2 //Variable X = 2
Y 1 3 //Variable Y = 3
W 1 6 //Variable W = 6
Z 1 //Variable Z = ?
T 1 //Variable T = ?
END
```

```
//Instructions
ADD Z X Y //Z = X+Y
SUB T W Y //T = W-Y
MUL Z Z T //Z = (X+Y)*(W-Y)
ADD OUTPUT ZERO Z //OUTPUT = Z
PRNT //Print Z
STOP//Terminate
END
```


## Example 2: Compute $\mathrm{Z}=(\mathrm{X}+\mathrm{Y})^{*}(\mathrm{~W}-\mathrm{Y})$

Three-address register-to-register

```
//Three-address register-to-register
//Compute expression (X+Y)*(W-Y)
//Save to Z
//Print Z
//Declarations
X 1 2 //Variable X = 2
Y 1 3 //Variable Y = 3
W 1 6 //Variable W = 6
Z 1 //Variable Z = ?
END
```

| //Instructions |  |
| :---: | :---: |
| GET \$t1 \$zero X | //\$t1 = X |
| GET \$t2 \$zero Y | //\$t2 = Y |
| GET \$t3 \$zero W | //\$t3 = W |
| ADD \$t4 \$t1 \$t2 | //\$t4 = X+Y |
| SUB \$t5 \$t3 \$t2 | //\$t5 = W-Y |
| MUL \$a0 \$t4 \$t5 | //\$a0 = $(\mathrm{X}+\mathrm{Y}) *(\mathrm{~W}-\mathrm{Y})$ |
| PUT \$a0 \$zero Z | $/ / \mathrm{Z}=(\mathrm{X}+\mathrm{Y})^{*}(\mathrm{~W}-\mathrm{Y})$ |
| PRNT | //Print Z |
| STOP | //Terminate |
| END |  |

//Instructions
GET \$t1 \$zero X //\$t1 = X
GET \$t2 \$zero $\mathrm{Y} \quad / / \$ \mathrm{t} 2=\mathrm{Y}$
GET \$t3 \$zero W //\$t3 = W
ADD \$t4 \$t1 \$t2 //\$t4 = X+Y
SUB \$t5 \$t3 \$t2 //\$t5 = W-Y
MUL \$a0 \$t4 \$t5 //\$a0 = (X+Y)*(W-Y)
PUT \$a0 \$zero Z //Z = (X+Y)*(W-Y)
PRNT //Print Z
//Terminate

| Instruction Set (1) <br> Stack-based Machine |  |  | Imm <br> PC <br> Var <br> Lab <br> M[A] <br> SP <br> FP | 16-bit 2's complement <br> Program counter <br> Variable <br> Label <br> Memory content of variable A <br> Reserved location, Stack pointer <br> Reserved location, Frame pointer |
| :---: | :---: | :---: | :---: | :---: |
| op | Instructio <br> n | Explanation |  |  |
| 0 | ADD | Pop the top two locations, add, and push the result |  |  |
| 1 | SUB | Pop subtrahend and minuend, subtract, and push the result |  |  |
| 2 | MUL | Pop the multiplicand and multiplier, multiply, and push the result |  |  |
| 3 | DIV | Pop the dividend and divisor, divide, and push the quotient |  |  |
| 4 | REM | Pop the dividend and divisor, divide, and push the remainder |  |  |
| 5 | GOTO Lab | Unconditionally jump to the instruction at address Lab |  |  |
| 6 | BEQZ Lab | Pop the top location and jump to Label if the popped location is zero |  |  |
| 7 | BNEZ Lab | Pop the top location and jump to Lab if the popped location is not zero |  |  |
| 8 | BGEZ Lab | Pop the top location and jump to Lab if the popped location is greater than or equal to 0 |  |  |
| 9 | BLTZ Lab | Pop the top location and jump to Lab if the popped location is less than 0 |  |  |

## Instruction Set (2) Stack-based Machine

| op | Instruction | Explanation |
| :--- | :--- | :--- |
| $\mathbf{1 0}$ | JNS Lab | Push the return address and transfer the control to the <br> instruction at address Lab |
| $\mathbf{1 1}$ | JR nLoc | Pop the return address into PC and decrement SP by nLoc |
| $\mathbf{1 2}$ | PUSH FP | Push the content of FP on stack |
| $\mathbf{1 3}$ | PUSH FP+imm | Push M[FP+imm] |
| $\mathbf{1 4}$ | PUSH imm | Push a 16-bit integer value |
| $\mathbf{1 5}$ | PUSH Var | PUSH M[Var] |
| $\mathbf{1 6}$ | PUSHI Var | Push M[M[Var]] |
| $\mathbf{1 7}$ | POP FP | FP $\leftarrow$ POP () |
| $\mathbf{1 8}$ | POP FP+imm | M[FP+imm] $\leftarrow$ POP() |
| $\mathbf{1 9}$ | POP Var | M[Var] $\leftarrow$ POP() |
| $\mathbf{2 0}$ | POPI Var | M[M[Var]] $\leftarrow$ POP() |
| $\mathbf{2 1}$ | SWAP | Swaps two top words on the stack |
| $\mathbf{2 2}$ | MOVE | FP $\leftarrow$ SP |
| 23 | ISP nLoc | Increase/decrease SP by nLoc |
| 24 | READ | Read an input and push it on stack |
| 25 | PRNT | Pop the top location and print it |
| 26 | STOP | Terminate the program |

## Instruction Set

Accumulator-based

| Imm: | 16-bit 2's compliment |
| :--- | :--- |
| AC: | Accumulator |
| PC: | Program counter |
| Var: | Variable |
| Lab: | Label |
| M[A]: | Memory content of variable A |
| PUSH PC: Push PC on stack |  |
| POP: | Remove top content on stack |
| SP: | Reserved location, Stack pointer |
| ZERO: | Reserved location, M[ZERO]=0 |


| op | Instruction | Explanation |
| :---: | :---: | :---: |
| 0 | LI Imm | $\mathrm{AC} \leftarrow \mathrm{Imm}$ |
| 1 | ADDI Imm | $A C \leftarrow A C+1 m m$ |
| 2 | ADD Var | $A C \leftarrow A C+M[V a r]$ |
| 3 | SUB Var | $\mathrm{AC} \leftarrow \mathrm{AC}-\mathrm{M}[\mathrm{Var}]$ |
| 4 | MUL Var | $\mathrm{AC} \leftarrow \mathrm{AC*}$ M $[\mathrm{Var}]$ |
| 5 | DIV Var | $A C \leftarrow A C / M[V a r]$ |
| 6 | REM Var | $\mathrm{AC} \leftarrow \mathrm{AC} \mathrm{\% M}[\mathrm{Var}]$ |
| 7 | GET Var | $\mathrm{AC} \leftarrow \mathrm{M}[\mathrm{Var}]$ |
| 8 | PUT Var | $\mathrm{M}[\mathrm{Var}] \leftarrow \mathrm{AC}$ |
| 9 | GOTO Lab | $\mathrm{PC} \leftarrow \mathrm{Lab}$ |
| 10 | BEQZ Lab | If AC $=0$ GOTO Lab |
| 11 | BNEZ Lab | If AC $\neq 0$ GOTO Lab |
| 12 | BGEZ Lab | If AC $\geq 0$ GOTO Lab |
| 13 | BLTZ Lab | If AC < 0 GOTO Lab |
| 14 | JNS Lab | PUSH PC \& PC ¢ Lab |
| 15 | JR | $P C \leftarrow M[M[S P]]$ \& POP |
| 16 | READ | $\mathrm{AC} \leftarrow$ Input |
| 17 | PRNT | Print AC |
| 18 | STOP | Terminate program |
| 19 | GETI Var | AC $\leftarrow M[M[V a r]]$ |
| 20 | PUTI Var | $\mathrm{M}[\mathrm{M}[\mathrm{Var}]] \leftarrow \mathrm{AC}$ |

## Pseudo-Instructions

Accumulator-based

| Pseudo- <br> instruction | Meaning | Instruction |  |
| :--- | :--- | :--- | :--- | :--- |
| $\mathbf{1}$ | POP | $\mathrm{M}[\mathrm{SP}] \leftarrow \mathrm{M}[\mathrm{SP}]-1$ | GET SP <br> ADDI -1 <br> PUT SP |
| 2 | TOP Var | $\mathrm{M}[$ Var] $\leftarrow \mathrm{M}[\mathrm{M}[\mathrm{SP}]]$ | GETI SP <br> PUT Var |
| $\mathbf{3}$ | PUSH Var | $\mathrm{M}[\mathrm{SP}] \leftarrow \mathrm{M}[\mathrm{SP}]+1$ <br> $\mathrm{M}[\mathrm{M}[\mathrm{SP}]] \leftarrow \mathrm{M}[$ Var] $]$ | GET SP <br> ADDI 1 <br> PUT SP <br> GET Var <br> PUTI SP |
| 4 | LA Var | $\mathrm{AC} \leftarrow$ Address of Var | LI Var |

## Instruction Set

Two-Address M2M

| Imm: | 16-bit 2's compliment |
| :--- | :--- |
| PC: | Program counter |
| M[A]: | Memory content of variable A |
| SP: | Reserved location, Stack pointer |
| ZERO: | Reserved location, M[ZERO]=0 |
| INPUT: | Reserved location for input |
| OUTPUT: Reserved location for output |  |


| op | Instruction | Meaning |
| :---: | :---: | :---: |
| 0 | LIC Imm | $\mathrm{M}[\mathrm{C}] \leftarrow \mathrm{Imm}$ |
| 1 | ADDI C Imm | $\mathrm{M}[\mathrm{C}] \leftarrow \mathrm{M}[\mathrm{C}]+\mathrm{Imm}$ |
| 2 | ADD C A | $\mathrm{M}[\mathrm{C}] \leftarrow \mathrm{M}[\mathrm{C}]+\mathrm{M}[\mathrm{A}]$ |
| 3 | SUB C A | $\mathrm{M}[\mathrm{C}] \leftarrow \mathrm{M}[\mathrm{C}]-\mathrm{M}[\mathrm{A}]$ |
| 4 | MUL C A | $\mathrm{M}[\mathrm{C}] \leftarrow \mathrm{M}[\mathrm{C}] * \mathrm{M}[\mathrm{B}]$ |
| 5 | DIV C A | $\mathrm{M}[\mathrm{C}] \leftarrow \mathrm{M}[\mathrm{C}] / \mathrm{M}[\mathrm{B}]$ |
| 6 | REM C A | $\mathrm{M}[\mathrm{C}] \leftarrow \mathrm{M}[\mathrm{C}] \% \mathrm{M}[\mathrm{B}]$ |
| 7 | GET C A | $M[C] \leqslant M[M[A]]$ |
| 8 | PUT B A | $\mathrm{M}[\mathrm{M}[\mathrm{B}]] \leqslant \mathrm{M}[\mathrm{A}]$ |
| 9 | GOTO L | $\mathrm{PC} \leftarrow \mathrm{L}$ |
| 10 | BEQZ A L | If $\mathrm{M}[\mathrm{A}]=0 \mathrm{GOTO} \mathrm{L}$ |
| 11 | BNEZ A L | If M $[\mathrm{A}] \neq 0 \mathrm{GOTO} \mathrm{L}$ |
| 12 | BGEZ A L | If $\mathrm{M}[A] \geq 0 \mathrm{GOTO} \mathrm{L}$ |
| 13 | BLTZ A L | If M $[\mathrm{A}] \times 0 \mathrm{GOTO} \mathrm{L}$ |
| 14 | JNS L | $\begin{aligned} & \mathrm{M}[S P]=\mathrm{M}[S P]+1, \\ & \mathrm{M}[\mathrm{M}[S P]]=P C, \& P C \leftarrow \mathrm{~L} \end{aligned}$ |
| 15 | JR |  |
|  |  | $\mathrm{M}[S P]=\mathrm{M}[S P]-1$ |
| 16 | READ | M $[$ INPUT $] \leftarrow$ input |
| 17 | PRNT | Print M[OUTPUT] |
| 18 | STOP | Stop |

## Pseudo-Instructions

## Two-Address M2M

|  | Pseudoinstruction | Meaning | Instruction |
| :---: | :---: | :---: | :---: |
| 1 | MOVE A B | $\mathrm{M}[\mathrm{A}] \leftarrow \mathrm{M}[\mathrm{B}]$ | ADD ZERO B <br> LI A 0 <br> ADD A ZERO <br> LI ZERO 0 |
| 2 | NEG A | $\mathrm{M}[\mathrm{A}] \leftarrow-\mathrm{M}[\mathrm{A}]$ | SUB ZERO A <br> LI A 0 <br> ADD A ZERO <br> LI ZERO 0 |
| 3 | POP A | $\mathrm{M}[\mathrm{A}] \leftarrow \mathrm{M}[\mathrm{M}[\mathrm{SP}]]$ <br> $M[S P] \leftarrow M[S P]-1$ | $\begin{array}{ll} \text { GET A SP } \\ \text { ADDI } & \text { SP }-1 \end{array}$ |
| 4 | PUSH A | $\begin{aligned} & \mathrm{M}[\mathrm{SP}] \leftarrow \mathrm{M}[\mathrm{SP}]+1 \\ & \mathrm{M}[\mathrm{M}[\mathrm{SP}]] \leftarrow \mathrm{M}[\mathrm{~A}] \end{aligned}$ | $\begin{array}{ll} \text { ADDI } & \text { SP } 1 \\ \text { PUT } & \text { A SP } \end{array}$ |
| 5 | LA A B | $\mathrm{M}[\mathrm{A}] \leftarrow$ address of B | LI A B |

## Instruction Set

Three-Address M2M

| Imm: | 32-bit 2's compliment |
| :--- | :--- |
| PC: | Program counter |
| M[A]: | Memory content of variable A |
| SP: | Reserved location, Stack pointer |
| ZERO: | Reserved location, M[ZERO]=0 |
| INPUT: | Reserved location for input |
| OUTPUT: Reserved location for output |  |

\$+Imm: Local variable Its address is $\mathrm{M}[\mathrm{SP}]+1 \mathrm{~mm}$, where Imm is a 16 -bit integer.
Example: ADD A B \$+4 means

$$
\mathrm{M}[\mathrm{~A}]=\mathrm{M}[\mathrm{~B}]+\mathrm{M}[\mathrm{M}[\mathrm{SP}]+4]
$$

| op | Instruction | Meaning |
| :---: | :---: | :---: |
| 0 | LIC Imm | $\mathrm{M}[\mathrm{C}] \leftarrow \mathrm{Imm}$ |
| 1 | ADDI C A Imm | $\mathrm{M}[\mathrm{C}] \leftarrow \mathrm{M}[\mathrm{A}]+1 \mathrm{~mm}$ |
| 2 | ADD CAB | $M[C] \leftarrow M[A]+M[B]$ |
| 3 | SUB CAB | $\mathrm{M}[\mathrm{C}] \leftarrow \mathrm{M}[\mathrm{A}]-\mathrm{M}[\mathrm{B}]$ |
| 4 | MUL CAB | $M[C] \leftarrow M[A]^{*} M[B]$ |
| 5 | DIV CAB | $M[C] \leftarrow M[A] / M[B]$ |
| 6 | REM CAB | $\mathrm{M}[\mathrm{C}] \leftarrow \mathrm{M}[\mathrm{A}] \% \mathrm{M}[\mathrm{B}]$ |
| 7 | GET CAB | $M[C] \leqslant M[A+M[B]]$ |
| 8 | PUT CAB | $M[A+M[B]] \leftarrow M[C]$ |
| 9 | GOTO L | $\mathrm{PC} \leftarrow \mathrm{L}$ |
| 10 | BEQ ABL | If $M[A]=M[B]$ GOTO $L$ |
| 11 | BNE ABL | If $\mathrm{M}[\mathrm{A}] \neq \mathrm{M}[\mathrm{B}]$ TO L |
| 12 | BGE ABL | If $M[A] \geq M[B]$ GOTO $L$ |
| 13 | BLT ABL | If $\mathrm{M}[\mathrm{A}]<\mathrm{M}[\mathrm{B}]$ GOTO L |
| 14 | JNS | $\begin{aligned} & \mathrm{M}[S P]=\mathrm{M}[S P]+1, \\ & \mathrm{M}[\mathrm{M}[S P]]=P C, \& P C \leftarrow \mathrm{~L} \end{aligned}$ |
| 15 | JR | $P C \leftarrow M[M[S P]] \&$ $\mathrm{M}[S P]=\mathrm{M}[S P]-1$ |
| 16 | READ | M [INPUT] $\leftarrow$ Input |
| 17 | PRNT | Print M[OUTPUT] |
| 18 | STOP | Stop |

## Pseudo-Instructions

Three-Address M2M

|  | Pseudoinstruction | Meaning | Instruction |
| :---: | :---: | :---: | :---: |
| 1 | MOVE A B | $\mathrm{M}[\mathrm{A}] \leftarrow \mathrm{M}[\mathrm{B}]$ | ADD A ZERO B |
| 2 | GETI A B | $\mathrm{M}[\mathrm{A}] \leftarrow \mathrm{M}[\mathrm{M}[\mathrm{B}]]$ | GET A ZERO B |
| 3 | PUTI AB | $\mathrm{M}[\mathrm{M}[\mathrm{B}]] \leftarrow \mathrm{M}[\mathrm{A}]$ | PUT A ZERO B |
| 4 | BEQZ AL | If $\mathrm{M}[\mathrm{A}]=0 \mathrm{GOTO} \mathrm{L}$ | BEQ A ZEROL |
| 5 | BNEZ AL | If $\mathrm{M}[\mathrm{A}] \neq 0 \mathrm{GOTO} \mathrm{L}$ | BNE A ZEROL |
| 6 | BGEZ AL | If $\mathrm{M}[A] \geq 0$ GOTO L | BGE A ZEROL |
| 7 | BLTZ AL | If $\mathrm{M}[\mathrm{A}]<0 \mathrm{GOTO} \mathrm{L}$ | BLT A ZERO L |
| 8 | NEG A | $\mathrm{M}[\mathrm{A}] \leftarrow-\mathrm{M}[\mathrm{A}]$ | SUB A ZERO A |
| 9 | POP A | $\begin{aligned} & M[A] \leftarrow M[M[S P]] \\ & M[S P] \leftarrow M[S P]-1 \end{aligned}$ | GET A ZERO SP ADDI SP SP-1 |
| 11 | PUSH A | $\begin{aligned} & \mathrm{M}[\mathrm{SP}] \leftarrow \mathrm{M}[\mathrm{SP}]+1 \\ & \mathrm{M}[\mathrm{M}[\mathrm{SP}]] \leftarrow \mathrm{M}[\mathrm{~A}] \end{aligned}$ | ADDI SP SP 1 <br> PUT A ZERO SP |
| 12 | LA A B | $\mathrm{M}[\mathrm{A}] \leftarrow$ address of B | LI A B |

## 32 General-Purpose Registers

| MIPS Register Convention |  |  |
| :---: | :---: | :---: |
| Name | Number | Usage |
| \$zero | \$0 | The constant value 0 |
| \$at | \$1 | Reserved for assembler |
| \$v0-\$v1 | \$2-\$3 | Expression evaluation and results of a function |
| \$a0-\$a3 | \$4-\$7 | Argument 1-4 |
| \$t0-\$t7 | \$8-\$15 | Temporary (not preserved across call) |
| \$s0-\$s7 | \$16-\$23 | Saved temporary (preserved across call) |
| \$t8-\$t9 | \$24-\$25 | Temporary (not preserved across call) |
| \$k0-\$k1 | \$26-\$27 | Reserved for OS kernel |
| \$gp | \$28 | Pointer to global area |
| \$sp | \$29 | Stack pointer |
| \$fp | \$30 | Frame pointer |
| \$ra | \$31 | Return address (used by function call) |

## Instruction Set

Two-Address R2R

| Imm: | 16-bit 2's compliment |
| :--- | :--- |
| PC: | Program counter |
| R, R1: | Registers |
| L: | Label |
| $M[R]:$ | Memory content at address $R$ |


| op | Instruction |  | Meaning |
| :---: | :---: | :---: | :---: |
| 0 | LI | R Imm | $\mathrm{R} \leftarrow \mathrm{lmm}$ |
| 1 | ADDI | R Imm | $\mathrm{R} \leftarrow \mathrm{R}+\mathrm{lmm}$ |
| 2 | ADD | R R1 | $R \leftarrow R+R 1$ |
| 3 | SUB | R R1 | $\mathrm{R} \leqslant \mathrm{R}$-/R1 |
| 4 | MUL | R R1 | $R \leftarrow R * R 1$ |
| 5 | DIV | R R1 | $R \leftarrow R / R 1$ |
| 6 | REM | R R1 | $R \leftarrow R \% R 1$ |
| 7 | GET | R R1 | $\mathrm{R} \leftarrow \mathrm{M}[\mathrm{R1}]$ |
| 8 | PUT | R R1 | $\mathrm{M}[\mathrm{R} 1] \leftarrow \mathrm{R}$ |
| 9 | GOTO | L | $\mathrm{PC} \leftarrow \mathrm{L}$ |
| 10 | BEQZ | R L | If $\mathrm{R}=0 \mathrm{GOTO} \mathrm{L}$ |
| 11 | BNEZ | R L | If $R \neq 0$ GOTO $L$ |
| 12 | BGEZ | R L | If $R \geq 0$ GOTO $L$ |
| 13 | BLTZ | R L | If $\mathrm{R}<0$ GOTO L |
| 14 | JNS | L | \$ra $\leftarrow P C \& P C \leftarrow L$ |
| 15 | JR |  | $\mathrm{PC} \leftarrow$ \$ra |
| 16 | READ |  | \$v0 $\leftarrow$ Input |
| 17 | PRNT |  | Print \$a0 |
| 18 | STOP |  | Stop |

## Pseudo-Instructions Two-ddress 82R

|  | Pseudo-instruction | Meaning | Instruction |
| :---: | :---: | :---: | :---: |
| 1 | LA R Var | $\mathrm{R} \leftarrow$ \& Var | LI R Var |
| 2 | MOVE R R1 | $\mathrm{R} \leftarrow \mathrm{R} 1$ | LI \$at 0 <br> ADD \$at R1 <br> LI R 0  <br> ADD R \$at |
| 3 | NEG R | $\mathrm{R} \leftarrow-\mathrm{R}$ | LI \$at 0 <br> SUB \$at R <br> LI R 0 <br> ADD R \$at |
| 4 | GETI R2 Imm | $\mathrm{R} 2 \leftarrow \mathrm{M}[\mathrm{Imm}]$ | LI \$at Imm GET R2 \$at |
| 5 | PUTI R2 Imm | $\mathrm{M}[\mathrm{Imm}] \leftarrow \mathrm{R} 2$ | LI \$at Imm PUT R2 \$at |
| 6 | GETV R2 Var | $\mathrm{R} 2 \leftarrow \mathrm{M}[\mathrm{Var}]$ | $\begin{array}{lll}\text { LI } & \text { \$at var } \\ \text { GET } & \text { R2 }\end{array}$ |
| 7 | PUTV R2 Var | $\mathrm{M}[$ Var] $\leftarrow \mathrm{R} 2$ | $\begin{array}{lll} \text { LI } & \text { \$at } & \text { var } \\ \text { PUT } & \text { R2 } & \text { \$at } \end{array}$ |
| 8 | POP R | $\begin{aligned} & R \leftarrow M[\$ s p] \\ & \$ s p=\$ s p-1 \end{aligned}$ | GET R \$sp ADDI \$sp -1 |
| 9 | PUSH R | $\begin{aligned} & \$ s p=\$ s p+1 \\ & M[\$ s p] \leftarrow R \end{aligned}$ | ADDI \$sp 1 <br> PUT R \$sp |

## Instruction Set

Two-Address M2R

| Imm: | 16-bit 2's compliment |
| :--- | :--- |
| PC: | Program counter |
| R, R1: | Registers |
| L: | Label |
| A: | Variable |
| $M[R]:$ | Memory content at address $R$ |
| $M[A]:$ | Memory content at address $A$ |


| op | Instruction |  | Meaning |
| :---: | :---: | :---: | :---: |
| 0 | LI | R Imm | $\mathrm{R} \leftarrow \mathrm{Imm}$ |
| 1 | ADDI | R Imm | $\mathrm{R} \leftarrow \mathrm{R}+\mathrm{lmm}$ |
| 2 | ADD | R A/R1 | $\mathrm{R} \leftarrow \mathrm{R}+\mathrm{M}[\mathrm{A}] / \mathrm{R} 1$ |
| 3 | SUB | R A/R1 | $R \leftarrow R-M[A] / R 1$ |
| 4 | MUL | R A/R1 | $R \leftarrow R^{*} M[A] / R 1$ |
| 5 | DIV | R A/R1 | $R \leftarrow R / M[A] / R 1$ |
| 6 | REM | R A/R1 | $R \leftarrow R \% M[A] / R 1$ |
| 7 | GET | R A/R1 | $R \leftarrow M[A / R 1]$ |
| 8 | PUT | R A/R1 | $\mathrm{M}[\mathrm{A} / \mathrm{R} 1] \leftarrow \mathrm{R}$ |
| 9 | GOTO | L | $\mathrm{PC} \leftarrow \mathrm{L}$ |
| 10 | BEQZ | R L | If $\mathrm{R}=0 \mathrm{GOTO} \mathrm{L}$ |
| 11 | BNEZ | R L | If $R \neq 0$ GOTO $L$ |
| 12 | BGEZ | R L | If $R \geq 0$ GOTO $L$ |
| 13 | BLTZ | R L | If $\mathrm{R}<0 \mathrm{GOTO} \mathrm{L}$ |
| 14 | JNS | L | \$ra $\leftarrow P C \& P C \leftarrow L$ |
| 15 | JR |  | $\mathrm{PC} \leftarrow$ \$ra |
| 16 | READ |  | \$v0 $\leftarrow$ Input |
| 17 | PRNT |  | Print \$a0 |
| 18 | STOP |  | Stop |

## Pseudo-Instructions Two-Address M2R

|  | Pseudo-instruction | Meaning | Instruction |
| :---: | :---: | :---: | :---: |
| 1 | LA R Var | $\mathrm{R} \leftarrow$ \& Var | LI R Var |
| 2 | MOVE R R1 | $\mathrm{R} \leftarrow \mathrm{R} 1$ | LI \$at 0 <br> ADD \$at R1 <br> LI R 0  <br> ADD R \$at |
| 3 | NEG R | $R \leftarrow-R$ | LI \$at 0 <br> SUB $\$$ at R <br> LI R 0 <br> ADD R $\$ a t$ |
| 4 | GETI R2 Imm | $\mathrm{R} 2 \leftarrow \mathrm{M}[\mathrm{Imm}]$ | LI \$at Imm GET R2 \$at |
| 5 | PUTI R2 Imm | $\mathrm{M}[\mathrm{lmm}] \leftarrow \mathrm{R} 2$ | $\begin{array}{lll} \text { LI } & \text { \$at } & \text { Imm } \\ \text { PUT } & \text { R2 } & \text { \$at } \end{array}$ |
| 6 | GETV R2 Var | $\mathrm{R} 2 \leftarrow \mathrm{M}[$ Var $]$ | LI \$at var GET R2 \$at |
| 7 | PUTV R2 Var | $\mathrm{M}[$ Var] $\leftarrow \mathrm{R} 2$ | $\begin{array}{lll} \text { LI } & \text { \$at } & \text { var } \\ \text { PUT } & \text { R2 } & \text { \$at } \end{array}$ |
| 8 | POP R | $\begin{aligned} & R \leftarrow M[\$ s p] \\ & \$ s p=\$ s p-1 \end{aligned}$ | GET R \$sp ADDI \$sp -1 |
| 9 | PUSH R | $\begin{aligned} & \$ s p=\$ s p+1 \\ & M[\$ s p] \leftarrow R \end{aligned}$ | ADDI \$sp 1 <br> PUT R \$sp |

## Instruction Set

Three-Address R2R

| Imm: | 16-bit 2's compliment |
| :--- | :--- |
| offset: | Imm or address of variable |
| PC: | Program counter |
| R, R1: | Registers |
| L: | Label |
| M[R]: | Memory content at address $R$ |


| op | Instruction |  | Meaning |
| :---: | :---: | :---: | :---: |
| 0 | LI | R Imm | $\mathrm{R} \leftarrow \mathrm{Imm}$ |
| 1 | ADDI | R R1 Imm | $\mathrm{R} \leftarrow \mathrm{R} 1+\mathrm{lmm}$ |
| 2 | ADD | R R1 R2 | $R \leftarrow R 1+R 2$ |
| 3 | SUB | R R1 R2 | $\mathrm{R} \leftarrow \mathrm{R} 1+\mathrm{R} 2$ |
| 4 | MUL | R R1 R2 | $\mathrm{R} \leftarrow \mathrm{R} 1+\mathrm{R} 2$ |
| 5 | DIV | R R1 R2 | $\mathrm{R} \leftarrow \mathrm{R} 1+\mathrm{R} 2$ |
| 6 | REM | R R1 R2 | $R \leftarrow R 1+R 2$ |
| 7 | GET | R R1 offset | $\mathrm{R} \leftarrow \mathrm{M}[\mathrm{R1}+$ offset] |
| 8 | PUT | R R1 offset | $\mathrm{M}[\mathrm{R} 1+$ offset $] \leftarrow \mathrm{R}$ |
| 9 | GOTO | L | $P C \leftarrow L$ |
| 10 | BEQ | R R1 L | If $\mathrm{R}=\mathrm{R} 1 \mathrm{GOTO} \mathrm{L}$ |
| 11 | BNE | R R1 L | If $R \neq R 1$ GOTO $L$ |
| 12 | BGE | R R1 L | If $R \geq$ R1 GOTO L |
| 13 | BLT | R R1 L | If $\mathrm{R}<\mathrm{R1}$ GOTO L |
| 14 | JNS | L | \$ra $\leftarrow P C \& P C \leftarrow L$ |
| 15 | JR |  | $\mathrm{PC} \leqslant \$ \mathrm{ra}$ |
| 16 | READ |  | \$v0 < Input |
| 17 | PRNT |  | Print \$a0 |
| 18 | STOP |  | Terminate |

## Pseudo-Instructions

Three-Address R2R

|  | Pseudo-instruction | Meaning | Instruction |
| :---: | :---: | :---: | :---: |
| 0 | LA R Var | $\mathrm{R} \leftarrow$ \&Var | Var: variable, 16-bit address |
| 1 | MOVE R2 R1 | $\mathrm{R} 2 \leftarrow \mathrm{R} 1$ | ADD R2 R1 \$zero |
| 2 | NEG R | $\mathrm{R} \leftarrow-\mathrm{R}$ | SUB R \$zero R |
| 3 | GETR R2 R1 | $\mathrm{R} 2 \leftarrow \mathrm{M}[\mathrm{R} 1]$ | GET R2 R10 |
| 4 | PUTR R2 R1 | $\mathrm{M}[\mathrm{R} 1] \leftarrow \mathrm{R} 2$ | PUT R2 R10 |
| 5 | GETI R2 imm | $\mathrm{R} 2 \leftarrow \mathrm{M}[\mathrm{imm}]$ | GET R2 \$zero imm |
| 6 | PUTI R2 imm | $\mathrm{M}[\mathrm{imm}] \leftarrow \mathrm{R} 2$ | PUT R2 \$zero imm |
| 7 | GETV R2 Var | $\mathrm{R} 2 \leftarrow \mathrm{M}$ [Var] | GET R2 \$zero var |
| 8 | PUTV R2 Var | $\mathrm{M}[\mathrm{Var}] \leftarrow \mathrm{R} 2$ | PUT R2 \$zero var |
| 9 | BEQZ RL | If $\mathrm{R}=0 \mathrm{GOTO} \mathrm{L}$ | BEQ R \$zero L |
| 10 | BNEZ RL | If $\mathrm{R} \neq 0 \mathrm{GOTO} \mathrm{L}$ | BNE R \$zero L |
| 11 | BGEZ RL | If $\mathrm{R} \geq 0 \mathrm{GOTO} \mathrm{L}$ | BGE R \$zero L |
| 12 | BLTZ RL | If $\mathrm{R}<0$ GOTO L | BLT R \$zero L |
| 13 | POP R | $\begin{aligned} & R \leftarrow M[S P] \\ & S P \leftarrow S P-1 \end{aligned}$ | GET R \$sp 0 ADDI \$sp \$sp-1 |
| 14 | PUSH R | $\begin{aligned} & S P \leftarrow S P+1 \\ & M[S P] \leftarrow R \end{aligned}$ | ADDI \$sp \%sp 1 <br> PUT R \$sp 0 |

